UCSD Main WebsiteUCSD Jacobs SchoolDepartment of Computer Science and Engineering
About CSECSE PeopleFacultyGraduate EducationUndergraduate EducationDepartment AdministrationContact CSE
spacer gif
spacer gif
CSE People
spacer gifspacer gif
spacer gif
plus signspacer gifDegree Programs
spacer gif
plus signspacer gifAdmissions
spacer gif
minus signspacer gifCourses
spacer gifspacer gifThis Year Schedule
spacer gifspacer gifNext Year Schedule
spacer gifspacer gifCourse Descriptions
spacer gifspacer gifClass Home Pages
spacer gifspacer gifEnrollment Status
spacer gifspacer gifEnrollment Restrictions
spacer gif
plus signspacer gifAdvising
spacer gif
plus signspacer gifFinancial Opportunities
spacer gif
spacer gifspacer gifResources
spacer gif
spacer gifspacer gifUndergraduate Program FAQ
spacer gif
spacer gif
spacer gif
Search
spacer gifspacer gifspacer gif
 
 
Google
spacer gifspacer gif
spacer gif
spacer gif
spacer gif

Home»Undergraduate Education»Courses»Undergraduate Course Descriptions»CSE148

Undergraduate Course Descriptions

CSE148 - Advanced Processor Architecture Design Project

Units: 4

Course Objectives:
CSE offers only a single undergraduate class in computer architecture (141), failing to satisfy students wanting to pursue this topic more fully, particularly given the importance of this area as a research area in this department. While deeper topics can be explored with classes at the graduate level, this class gives the undergraduate student the ability to explore semi-advanced processor architecture topics via hands-on implementation, and provide a foundation for introducing even more advanced topics. It will provide training in modern design and architecture tools. It will also provide experience in the testing and debugging of complex circuit designs as they are provided the opportunity to implement fully working designs in FPGA logic hardware. The project will be demanding and be pursued in small groups.

Course Description:
Students will use hardware description language tools to add advanced architectural features to a basic processor design. These features may include pipelining, superscalar execution, branch prediction, and advanced cache features. Designs will be implemented in programmable logic devices.

Format:
Per week: 3 hours of lecturer, 1 hour of discussion, 1 hour of lab, and 7 hours of outside preparation.

Prerequisites:
CSE 141 and CSE 141L, or consent of instructor.

Other restrictions:
Majors only.

Offered:
One quarter per year.Not offered 2007 - 2008.

back to top ^
spacer gif
spacer gif
spacer gif
9500 Gilman Drive, La Jolla, CA 92093-0404
spacer gif
About CSE | CSE People | Faculty & Research | Graduate Education | Undergraduate Education
Department Administration | Contact CSE | Help | Search | Site map | Home
webmaster@cs.ucsd.edu
Official web page of the University of California, San Diego
Copyright © 2003 Regents of the University of California. All rights reserved.
spacer gif